


A microscopic view of a 3D IC multi-chip architecture, showing a complex grid of circuitry and multiple layers of silicon chips stacked on top of each other. The text is overlaid on this image.

3D IC Multi-chip Architecture
"System-in-Silicon[®]" Technology


Overview

- System in Silicon(SIS) is developed by SFT(2003-2008) to have spent US \$19 millions(15 millions VC and 4 millions NEDO (government) grants).
- SIS was the first introduced in ISSC 2006 and commercially released sample chip in 2007.
- SFT closed business in May 2008.
- 15 patents (including 9 under examination) of SIS's 3D IC technologies moved to new venture company, Liquid Design Systems which was founded by former SFT employees.




SIS Application target

System in Silicon(SIS) is new chip architecture to solve the memory integration with high capacity AND high bandwidth AND low power consumption.




Concept of System-in-Silicon™ Architecture

- SIS is the bridge technology between SoC and PCB
- Silicon interposer will be new solution of the next Chip Jisso
- Micro-bumps for the high density connection




Conventional packaging with SiS Architecture

- Using & improving existing EDA and manufacture equipment
- 10% Lower thermal resistance compared to conventional SoC
- Integration ASIC (logic/SRAM) with RAM, Flash and Analog...



Design of System-in-Silicon®




SiIP is taped-out by flipped data


RAM is physical instance (pre-designed)

ASIC is taped-out separately


Fabrication of System-in-Silicon®




Chip Example



Side-by-Side
144pin-BGA




50µm-pitch
bump





Chip-on-Chip
208pin-QFP

Side-by-Side 256pin-BGA (ISSCC 2006)





Micro Bump & Under Fill




System-in-Silicon: *SbS vs CoC*

Side-by-Side structure (SbS)




Chip-on-Chip structure (CoC)




ASIC > SISRAM

**TSV Structure
for mobile application**



Side-by-side SiS with TSV



SiS with FLASH (SISFLASH)




System Integration For TV set



- EMI
- Hard Timing
- Terminal Resistance
- Rambus Patent...

- 1Chip solution
- Easy Timing
- Low power
- Reduce pin count



“System-in-Silicon”

Power consumption < 1/8

SISRAM Power consumption

Memory Type	Data Rate	Power for VDD	Power for Interface	Total Power consumption
MobileDDR333 (x32:167MHz) 2 pieces	333Mx32x2/8 = <u>2.67GB/s</u>	$P=150\text{mA} \times 2 \times 1.8\text{V} = \underline{540\text{mW}}$ @VDD=1.8V	$P=20\text{pF} \times 64 \times 1.2\text{V} \times 1.2\text{V} / 6\text{ns} / 2 = \underline{153.6\text{mW}}$ @VDDQ=1.2V CL(I/O)=20pF	$P_{\text{total}} = 540 + 153.6 = \underline{\mathbf{693.6\text{mW}}}$
256M SISRAM (x256:100MHz) 1 piece	100Mx256/8 = <u>3.2GB/s</u>	$P=100\text{mA} \times 1.2\text{V} = \underline{120\text{mW}}$ @VDD=1.2V	$P=1.5\text{pF} \times 256 \times 1.2\text{V} \times 1.2\text{V} / 20\text{ns} / 2 = \underline{13.9\text{mW}}$ @VDDQ=1.2V CL(D/Q)=1.5pF	$P_{\text{total}} = 120 + 13.9 = \underline{\mathbf{133.9\text{mW}}}$
512M SISRAM (x512:100MHz) 1 piece	100Mx512/8 = <u>6.4GB/s</u>	$P=100\text{mA} \times 1.2\text{V} \times 2 = \underline{240\text{mW}}$ @VDD=1.2V	$P=1.5\text{pF} \times 512 \times 1.2\text{V} \times 1.2\text{V} / 20\text{ns} / 2 = \underline{27.7\text{mW}}$ @VDDQ=1.2V CL(D/Q)=1.5pF	$P_{\text{total}} = 240 + 27.7 = \underline{\mathbf{267.7\text{mW}}}$

Contact us

- Liquid Design Systems, Inc
(No. 0101-01-008280)
- Office KSP 421B Sakado 3-2-1 Takatsu-ku,
Kawasaki-shi
- Tel 044-814-5544